The D - Type Flip Flop

The- type flip flop is the most common flip-flop in use today. It is better known as delay flip-flop (as its outputlooks like a delay of input) or data latch.

Theoutput takes on the state of theinput at the moment of a positive edge at the clock pin (or negative edge if the clock input is active low). It is called the- flip flop for this reason, since the output takes the value of theinput and delays it by one clock cycle. The- flip flop can be interpreted as a primitive memory cell, zero-order hold, or delay line. Whenever the clock pulses, the value ofisandotherwise. The truth table is shown below.

Clock

Rising Edge

0

0

Rising Edge

1

1

Non – Rising


('' indicates the signal is irrelevant)

Most- type flip flops in integrated circuits have the capability to be forced to the set or reset state (which ignores theand clock inputs) like an SR flip-flop. Usually, the illegalcondition is resolved in- type flip flops. By settingthe flip flop can be used as described above.

Inputs

Outputs

S

R

D

>

Q

Q'

0

1

X

X

0

1

1

0

X

X

1

0

1

1

X

X

1

1

4-bit serial-in, serial-out (SISO) shift register

These flip flops are very useful, as they form the basis for shift registers, which are an essential part of many electronic devices. The advantage of the- flip flop over the- type "transparent latch" is that the signal on theinput pin is captured the moment the flip flop is clocked, and subsequent changes on theinput will be ignored until the next clock event. An exception is that some flip flops have a "reset" signal input, which will resetto zero, and may be either asynchronous or synchronous with the clock.

The above circuit shifts the contents of the register to the right, one bit position on each active transition of the clock. The inputis shifted into the leftmost bit position.

Add comment

Security code
Refresh